

Serial No.: 09/933,786

PATENT APPLICATION
Docket No.: NC 84,832

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the application.

1. (currently amended) An apparatus comprising:
a shift post processor;
a shifter to shift an operand according to an offset parameter, generating a shifted operand ~~and a shift carry operand;~~ and
a register coupled to the shift post processor capable of transferring a shift carry operand stored in the register to the shift post processor, and coupled to the shifter to store the shifted ~~shift carry~~ operand after any transfer of the shift carry operand; ~~and~~
wherein the [[a]] shift post processor is coupled to the shifter and the register to process the shifted operand to generate an output based on at least a control signal and a mask field ~~the offset parameter,~~ and
wherein the shift post processor comprises ~~comprising~~ a decoder to decode the offset parameter into the [[a]] mask field, the mask field having a plurality of mask bits, each of the mask bits defining corresponding to a bit position of the shifted operand ~~to be operated on.~~
2. (previously presented) The apparatus of claim 1 wherein the shift post processor further comprises:
at least one bit formatter coupled to the decoder to format the shifted operand using the control signal and the mask field.
3. (original) The apparatus of claim 1 wherein the control signal is one of a zero extension signal, a sign extension signal, and a use shift carry signal.
4. (original) The apparatus of claim 3 wherein when the mask bit is negated, the corresponding bit in the shifted operand is passed through unmodified.
5. (original) The apparatus of claim 3 wherein when the mask bit is asserted, the corresponding bit in the shifted operand is operated upon according to the control signal.

Serial No.: 09/933,786

PATENT APPLICATION
Docket No.: NC 84,832

6. (currently amended) The apparatus of claim 2 ~~claim 3~~ wherein the bit formatter comprises:
a gating circuit to gate the control signal using the mask bit; and
a selector circuit coupled to the gating circuit to select one of a bit at the bit position of the shifted operand, the shift carry operand, and a most significant bit of the operand based on the gated control signal.
7. (original) The apparatus of claim 6 wherein the selector circuit selects the bit at the bit position of the shifted operand when the mask bit is negated.
8. (original) The apparatus of claim 6 wherein the selector circuit selects the bit at the bit position of the shifted operand when the mask bit is asserted, the zero extension signal is asserted, the sign extension signal is negated, and the use shift carry signal is negated.
9. (original) The apparatus of claim 6 wherein the selector circuit selects the bit at the bit position of the shift carry operand when the mask bit is asserted and the use shift carry signal is asserted.
10. (original) The apparatus of claim 6 wherein the selector circuit selects the most significant bit when the mask bit is asserted, the zero extension signal and the use shift carry signal are negated, and the sign extension signal is asserted.

Serial No.: 09/933,786

PATENT APPLICATION
Docket No.: NC 84,832

11. (currently amended) A method comprising:
shifting an operand according to an offset parameter, generating a shifted operand ~~and a shift carry operand;~~
storing the shifted ~~shift carry~~ operand in a register capable of transferring a shift carry operand stored in the register before storing the shifted operand; and
processing the shifted operand to generate an output based on at least a control signal and a mask field ~~the offset parameter~~ by a processing method comprising decoding the offset parameter into the ~~the~~ [[a]] mask field, the mask field having a plurality of mask bits, each of the mask bits defining corresponding to a bit position of the shifted operand ~~to be operated on.~~
12. (previously presented) The method of claim 11 wherein processing the shifted operand further comprises:
formatting the shifted operand using the control signal and the mask field.
13. (original) The method of claim 11 wherein the control signal is one of a zero extension signal, a sign extension signal, and a use shift carry signal.
14. (original) The method of claim 13 wherein when the mask bit is negated, the corresponding bit in the shifted operand is passed through unmodified.
15. (original) The method of claim 13 wherein when the mask bit is asserted, the corresponding bit in the shifted operand is operated upon according to the control signal.
16. (currently amended) The method of claim 12 ~~claim 13~~ wherein formatting comprises:
gating the control signal using the mask bit; and
selecting one of a bit at the bit position of the shifted operand, the shift carry operand, and a most significant bit of the operand based on the gated control signal.
17. (original) The method of claim 16 wherein selecting comprises selecting the bit at the bit position of the shifted operand when the mask bit is negated.

Serial No.: 09/933,786

PATENT APPLICATION

Docket No.: NC 84,832

18. (original) The method of claim 16 wherein selecting comprises selecting the bit at the bit position of the shifted operand when the mask bit is asserted, the zero extension signal is asserted, the sign extension signal is negated, and the use shift carry signal is negated.
19. (original) The method of claim 16 wherein selecting comprises selecting the bit at the bit position of the shift carry operand when the mask bit is asserted and the use shift carry signal is asserted.
20. (original) The method of claim 16 wherein selecting comprises selecting the most significant bit when the mask bit is asserted, the zero extension signal and the use shift carry signal are negated, and the sign extension signal is asserted.
21. (currently amended) A processing unit comprising:
a register file having a plurality of registers, each of the register storing an operand;
an instruction decoder to decode an instruction; and
a shift processing unit coupled to the register file and the instruction decoder to perform an operation on the operand, the shift processing unit comprising:
a shift post processor;
a shifter to shift an operand according to an offset parameter, generating a shifted operand ~~and a shift carry operand;~~ and
a register coupled to the shift post processor capable of transferring a shift carry operand stored in the register to the shift post processor, and coupled to the shifter to store the shifted shift carry operand after any transfer of the shift carry operand; and
wherein the [[a]] shift post processor is coupled to the shifter and the register to process the shifted operand to generate an output based on at least a control signal and a mask field the offset parameter, and
wherein the shift post processor comprises comprising a decoder to decode the offset parameter into the [[a]] mask field, the mask field having a plurality of mask bits, each of the mask bits defining corresponding to a bit position of the shifted operand to be operated on.

Serial No.: 09/933,786

PATENT APPLICATION
Docket No.: NC 84,832

22. (previously presented) The processing unit of claim 21 wherein the shift post processor further comprises:
at least one bit formatter coupled to the decoder to format the shifted operand using the control signal and the mask field.
23. (original) The processing unit of claim 21 wherein the control signal is one of a zero extension signal, a sign extension signal, and a use shift carry signal.
24. (original) The processing unit of claim 23 wherein when the mask bit is negated, the corresponding bit in the shifted operand is passed through unmodified.
25. (original) The processing unit of claim 23 wherein when the mask bit is asserted, the corresponding bit in the shifted operand is operated upon according to the control signal.
26. (currently amended) The processing unit of claim 22 ~~claim 23~~ wherein the bit formatter comprises:
a gating circuit to gate the control signal using the mask bit; and
a selector circuit coupled to the gating circuit to select one of a bit at the bit position of the shifted operand, the shift carry operand, and a most significant bit of the operand based on the gated control signal.
27. (original) The processing unit of claim 26 wherein the selector circuit selects the bit at the bit position of the shifted operand when the mask bit is negated.
28. (original) The processing unit of claim 26 wherein the selector circuit selects the bit at the bit position of the shifted operand when the mask bit is asserted, the zero extension signal is asserted, the sign extension signal is negated, and the use shift carry signal is negated.

Serial No.: 09/933,786

PATENT APPLICATION

Docket No.: NC 84,832

29. (original) The processing unit of claim 26 wherein the selector circuit selects the bit at the bit position of the shift carry operand when the mask bit is asserted and the use shift carry signal is asserted.
30. (original) The processing unit of claim 26 wherein the selector circuit selects the most significant bit when the mask bit is asserted, the zero extension signal and the use shift carry signal are negated, and the sign extension signal is asserted.
31. (new) The apparatus of claim 3, wherein the use shift carry signal instructs the shift post processor to process the shifted operand based on the shift carry operand.
32. (new) The method of claim 13, wherein, in response to the use shift carry signal, the processing step is based on a shift carry operand transferred from the register before the shifted operand is stored in the register.
33. (new) The processing unit of claim 23, wherein the use shift carry signal instructs the shift post processor to process the shifted operand based on the shift carry operand.